

SP5054 2.6GHz 3-Wire BUS Controlled Synthesiser

DS3048 - 3.4 May 1996

The SP5054 is a single-chip frequency synthesiser designed for satellite TV tuning systems. It is a programming variant of the SP5055, allowing the design of one tuner with either l^2C bus or 3-wire bus format, depending on which device is inserted. The SP5054, when used with a satellite varactor tuner, forms a complete phase locked loop tuning system.

The circuit consists of a divide-by-16 prescaler with its own preamplifier and a 14/15-bit programmable divider controlled by a serially-loaded data register. Four independently programmable open-collector outputs are included. The device has four modes of operation, selected by the Mode Select input; these modes are summarised in Table1.

The comparison frequencies are obtained by the division of the output of a 4MHz crystal controlled on-chip oscillator. The phase comparator has a charge pump output with an output amplifier stage around which feedback may be applied. Only one external transistor is required for varactor line driving.

FEATURES

- Complete 2.6GHz Single Chip System
- 62·5kHz, 100kHz and 125kHz Step Size
- Low Power Consumption (325mW Typ.)
- Programming Compatible with Toshiba TD6380, TD6381 and TD6382 *
- Pin Compatible with SP5055 *
- Low Radiation
- Varactor Drive Amplifier Disable
- Charge Pump Disable
- Single Port 18/19 Bit Serial Data Entry
- Four Controllable Outputs
- ESD Protection †
 - * See notes on pin compatibility † Normal ESD handling precautions should be observed

APPLICATIONS

Satellite TV
High IF Cable Tuning Systems




Fig. 1 Pin connections – top view

ORDERING INFORMATION

SP5054 KG DPAS (18-lead plastic package) SP5054S KG MPAS (16-lead miniature plastic package)

ELECTRICAL CHARACTERISTICS

 $T_{AMB} = -20^{\circ}$ C to $+80^{\circ}$ C, $V_{CC} = +4.5$ V to +5.5V. Frequency standard = 4MHz. All pin connections refer to DP package. These Characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

	Dia	Value					
Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions	
Supply current Prescaler input voltage Prescaler input voltage	14 15,16	50 100	65	80 400 400	mA mVrms mVrms	V _{CC} = 5V 500MHz to 2·6GHz sinewave 120MHz and 500MHz, see Fig. 6	
Prescaler input impedance Input capacitance	15,16		50 2		pF		
High level input voltage Low level input voltage High level input current Low level input current Low level input current High level input current Low level input current	4,5,10 4,5,10 4,5,10 5 4,10 3 3	3 0		V _{cc} 0·7 1 5 -250 700 -700	Х Х Д Д < < Д Д Д Д < < <	$\begin{split} V_{\text{IN}} &= 5 \cdot 5 \text{V}, \ V_{\text{CC}} &= 5 \cdot 5 \text{V} \\ V_{\text{IN}} &= 0 \text{V}, \ V_{\text{CC}} &= 5 \cdot 5 \text{V} \\ V_{\text{IN}} &= 0 \text{V}, \ V_{\text{CC}} &= 5 \cdot 5 \text{V} \\ V_{\text{IN}} &= 5 \cdot 5 \text{V}, \ V_{\text{CC}} &= 5 \cdot 5 \text{V} \\ V_{\text{IN}} &= 0 \text{V}, \ V_{\text{CC}} &= 5 \cdot 5 \text{V} \end{split}$	
Clock inout hysteresis Clock rate Data set up time, t_2 Data hold time, t_3 Enable set up time, t_1 Enable hold time, t_5 Clock-to-enable time, t_4	5 5 4 10 10 10	300 600 300 600 300	0.4	0.2	V MHz ns ns ns ns ns	See Fig. 4 See Fig. 4 See Fig. 4 See Fig. 4 See Fig. 4	
Charge pump output current Charge pump output leakage current Drift due to leakage Charge pump drive output current Charge pump amplifier gain	1 1 18	1	±150 6400	±5 5	μA nA mV/s mA	V pin 1 = $2.0V$ V pin 1 = $2.0V$ At collector of external transistor V pin 18 = $0.7V$ I pin 18 = $100\mu A$	
Oscillator temperature stability Oscillator stability with supply voltage				2 2	ppm/°C ppm/V		
Recommended crystal series resistance Crystal oscillator drive level Crystal oscillator source impedance	2 2	10	40 -400	200	mV p-p	Parallel resonant crystal (note 1) Nominal spread $= \pm 15\%$	
Ports and Lock Output Sink current Port leakage current	6-9,11 6-9	10		10	mA μA	V _{OUT} = 0·7V V _{OUT} = 13·2V	
Varactor drive amplifier disable Charge pump disable	10 4	-350 -350			μΑ μΑ	V _{IN} < 0V V _{IN} < 0V	

NOTE 1. The maximum resistance quoted refers to all conditions, including start-up.

$\begin{array}{l} \textbf{ABSOLUTE MAXIMUM RATINGS} \\ \text{All voltages are referred to } V_{\text{EE}} = 0V \end{array}$

Parameter	Р	in	Va	lue	Units	Conditions
i arameter	SP5054	SP5054S	Min.	Max.		
Supply voltage	14	12	−0·3	7	V	
RF input voltage	15,16	13,14		2.5	V р-р	
Port voltage	6-9 6-9	6-9 6-9	-0·3 -0·3	14 6	V V	Port in off state Port in on state
Prescaler DC offset	15,16	13-14	−0·3	V_{CC} +0·3	v	
Loop amplifier DC offset	1,18	1,16	-0.3	V_{CC} +0·3	V	
Crystal oscillator DC offset	2	2	-0.3	V_{CC} +0·3	V	
Data bus inputs	4,5,10	4,5,10	-0.3	V_{CC} +0·3	V	With V_{CC} applied
Storage temperature			-55	+150	°C	
Junction temperature				+150	°C	
DP18 thermal resistance, chip-to-ambient DP18 thermal resistance, chip-to-case				78 24	°C/W °C/W	
MP16 thermal resistance, chip-to-ambient MP16 thermal resistance, chip-to-case				111 41	°C/W °C/W	
Power consumption at 5.5V				484	mW	




Fig. 2 Typical input impedance




Fig. 3 Block diagram of SP5054

Mode	Mode Select input voltage	Programmable divider bit length	Reference divider ratio	Frequency step size (kHz) *	Maximum operating frequency (GHz) *
3	$0.925V_{CC}$ to V_{CC}	14	512	125	2.0479
2	$0.675V_{CC}$ to $0.825V_{CC}$	15	512	125	2·5
1	Open circuit	15	1024	62.5	2.0479
0	0V to 0.325 V_{CC}	15	640	100	2·5

Table 1 SP5054 modes of operation. * Frequencies stated apply when using a 4MHz crystal.

FUNCTIONAL DESCRIPTION

The SP5054 contains all the elements necessary, with the exception of reference crystal, loop filter and external high voltage transistor, to control a voltage controlled local oscillator, so forming a PLL frequency synthesised source.

The system is controlled by a microprocessor via a standard Data, Clock and Enable three-wire data bus.

The data load normally consists of a single word, which contains the frequency and port information, and is only transferred to the internal data shift register during an enable high period.

The clock input is disabled during enable low periods. New data words are only accepted by the internal data buffers from the shift register on a negative transition of the Enable, so giving improved fine tune facility for digital AFC etc.

The data sequence and timing follows the format shown in Fig. 4.

The frequency is set by loading the programmable divider with the required 14/15 bit divisor word. The output of this divider, F_{PD} , is fed to the phase comparator where it is compared in phase and frequency domain to the internally generated comparison frequency, F_{COMP} .

 F_{COMP} is obtained by dividing the output of an on-chip crystal controlled oscillator. The crystal frequency used is generally 4MHz, which gives an F_{COMP} of 3.90625/6.25/

7.8125kHz and, when multiplied back up to the synthesised LO, gives a minimum step size of 62.5/100/125kHz, respectively.

The programmable divider is preceded by an input RF preamplifier and high speed, low radiation prescaler. The preamplifier is arranged to be self oscillating, so giving excellent input sensitivity.

The SP5054 contains an improved lock detect circuit which generates a flag when the loop has attained lock. 'In lock' is indicated by high impedance state.

The SP5054 contains 4 general purpose open collector outputs, ports P1-P4, which are capable of sinking at least 10mA. These outputs are set by the remaining four bits within the normal data word.

NOTES ON PIN COMPATIBILITY

The SP5054 may be used in SP5055 applications which require 3-wire bus as opposed to I^2C bus data format. In SP5055 applications where the reference crystal is grounded to pin 3, a small modification is required to ground the crystal as shown in Fig. 5.

Appropriate connections must also be made to the Mode Select input (see Table 1). In Mode 3, The SP5054 is programming compatible with the Toshiba TD6380, in Modes 0 and 2 with the TD6381 and in Mode 1 with the TD6382.




Fig. 4 Data format and timing

SP5054




Fig. 5 Typical application $(f_{STEP} = 125 kHz)$




Fig. 6 Typical input sensitivity





Fig. 7 SP5054 input/output interface circuits

SP5054

PACKAGE DETAILS

Dimensions are shown thus: mm (in).





SEMICONDUCTOR

HEADQUARTERS OPERATIONS

MITEL SEMICONDUCTOR Cheney Manor, Swindon, Wiltshire SN2 2QW, United Kingdom. Tel: (01793) 518000 Fax: (01793) 518411

MITEL SEMICONDUCTOR

1500 Green Hills Road, Scotts Valley, California 95066-4922 United States of America. Tel (408) 438 2900 Fax: (408) 438 5576/6231 Internet: http://www.gpsemi.com

- CUSTOMER SERVICE CENTRES
- FRANCE & BENELUX Les Ulis Cedex Tel: (1) 69 18 90 00 Fax : (1) 64 46 06 07
- GERMANY Munich Tel: (089) 419508-20 Fax : (089) 419508-55
- ITALY Milan Tel: (02) 6607151 Fax: (02) 66040993
- JAPAN Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510
- KOREA Seoul Tel: (2) 5668141 Fax: (2) 5697933
- NORTH AMERICA Scotts Valley, USA Tel: (408) 438 2900 Fax: (408) 438 5576/6231
- SOUTH EAST ASIA Singapore Tel:(65) 3827708 Fax: (65) 3828872
- SWEDEN Stockholm Tel: 46 8 702 97 70 Fax: 46 8 640 47 36
- TAIWAN, ROC Taipei Tel: 886 2 25461260 Fax: 886 2 27190260
- UK, EIRE, DENMARK, FINLAND & NORWAY
- Swindon Tel: (01793) 726666 Fax : (01793) 518582 These are supported by Agents and Distributors in major countries world-wide. © Mitel Corporation 1998 Publication No. DS3048 Issue No. 3.4 May 1996

TECHNICAL DOCUMENTATION – NOT FOR RESALE. PRINTED IN UNITED KINGDOM

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners.