DGG PACKAGE (TOP VIEW)

1CLKENAB

SCAS276A - NOVEMBER 1993 - REVISED JULY 1995

1 CLKENBA

- Member of the Texas Instruments Widebus+™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT<sup>™</sup> (Universal Bus Transceiver)
   Combines D-Type Latches and D-Type
   Flip-Flops for Operation in Transparent,
   Latched, or Clocked Mode
- Simultaneously Generates and Checks Parity
- Option to Select Generate Parity and Check or Feed-Through Data/Parity in A-to-B or B-to-A Directions
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline (DGG) Package

### description

This 18-bit (dual-octal) noninverting registered transceiver is designed for 2.7-V to 3.6-V  $\rm V_{CC}$  operation.

The SN74ALVC16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as a feed-through transceiver or it can generate/check parity from the two 8-bit data buses in either direction.

The SN74ALVC16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or LEBA), and dual 9-bit clock-enable (CLKENAB or

CLKENBA) inputs. It also provides parity-enable (SEL) and parity-select (ODD/EVEN) inputs and separate error-signal (ERRA or ERRB) outputs for checking parity. The direction of data flow is controlled by OEAB and OEBA. When SEL is low, the parity functions are enabled. When SEL is high, the parity functions are disabled and the device acts as an 18-bit registered transceiver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16901 is available in Tl's thin shrink small-outline (DGG) package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16901 is characterized for operation from -40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, EPIC, and UBT are trademarks of Texas Instruments Incorporated.


TEXAS INSTRUMENTS

Copyright © 1995, Texas Instruments Incorporated



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

### block diagram



### **FUNCTION TABLET**

	INPUTS							
CLKENAB	OEAB	LEAB	CLKAB	Α	В			
X	Н	Х	Х	Χ	Z			
X	L	Н	Χ	L	L			
X	L	Н	Χ	Н	Н			
Н	L	L	Χ	Χ	в <sub>0</sub> ‡			
L	L	L	$\uparrow$	L	L			
L	L	L	$\uparrow$	Н	Н			
L	L	L	L	Χ	в <sub>0</sub> ‡ в <sub>0</sub> §			
L	L	L	Н	Χ	В <sub>0</sub> §			

<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, and CLKENBA.



<sup>‡</sup>Output level before the indicated steady-state input conditions were established

<sup>§</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

### PARITY-ENABLE FUNCTION TABLE

INPUTS			OPERATION OR FUNCTION		
SEL	OEBA	OEAB	OPERATION	OR FUNCTION	
L	Н	L	Parity is checked on port A ar	nd is generated on port B.	
L	L	Н	Parity is checked on port B ar	nd is generated on port A.	
L	Н	Н	Parity is checked on port B ar	nd port A.	
L	L	L	Parity is generated on port A	and B if device is in FF mode.	
Н	L	L	Parity functions are	Q <sub>A</sub> data to B, Q <sub>B</sub> data to A	
Н	L	Н	disabled; device acts as a	Q <sub>B</sub> data to A	
Н	Н	L	standard 18-bit registered	Q <sub>A</sub> data to B	
Н	Н	Н	transceiver.	Isolation	

### PARITY FUNCTION TABLE

INPUTS							OUTI	PUTS			
SEL	OEBA	OEAB	ODD/EVEN	$\Sigma$ OF INPUTS A1 – A8 = H	$\Sigma$ OF INPUTS B1 – B8 = H	APAR	BPAR	APAR	ERRA	BPAR	ERRB
L	Н	L	L	0, 2, 4, 6, 8	N/A	L	N/A	N/A	Н	L	Z
L	Н	L	L	1, 3, 5, 7	N/A	L	N/A	N/A	L	Н	Z
L	Н	L	L	0, 2, 4, 6, 8	N/A	Н	N/A	N/A	L	L	Z
L	Н	L	L	1, 3, 5, 7	N/A	Н	N/A	N/A	Н	Н	Z
L	L	Н	L	N/A	0, 2, 4, 6, 8	N/A	L	L	Z	N/A	Н
L	L	Н	L	N/A	1, 3, 5, 7	N/A	L	Н	Z	N/A	L
L	L	Н	L	N/A	0, 2, 4, 6, 8	N/A	Н	L	Z	N/A	L
L	L	Н	L	N/A	1, 3, 5, 7	N/A	Н	Н	Z	N/A	Н
L	Н	L	Н	0, 2, 4, 6, 8	N/A	L	N/A	N/A	L	Н	Z
L	Н	L	Н	1, 3, 5, 7	N/A	L	N/A	N/A	Н	L	Z
L	Н	L	Н	0, 2, 4, 6, 8	N/A	Н	N/A	N/A	Н	Н	Z
L	Н	L	Н	1, 3, 5, 7	N/A	Н	N/A	N/A	L	L	Z
L	L	Н	Н	N/A	0, 2, 4, 6, 8	N/A	L	Н	Z	N/A	L
L	L	Н	Н	N/A	1, 3, 5, 7	N/A	L	L	Z	N/A	Н
L	L	Н	Н	N/A	0, 2, 4, 6, 8	N/A	Н	Н	Z	N/A	Н
L	L	Н	Н	N/A	1, 3, 5, 7	N/A	Н	L	Z	N/A	L
L	Н	Н	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	Н	Z	Н
L	Н	Н	L	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	L	Z	L
L	Н	Н	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	Н	Н	Z	L	Z	L
L	Н	Н	L	1, 3, 5, 7	1, 3, 5, 7	Н	Н	Z	Н	Z	Н
L	Н	Н	Н	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	L	Z	L
L	H	Н	Н	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	Н	Z	Н
L	Н	Н	Н	0, 2, 4, 6, 8	0, 2, 4, 6, 8	Н	Н	Z	Н	Z	Н
L	Н	Н	Н	1, 3, 5, 7	1, 3, 5, 7	Н	Н	Z	L	Z	L
L	L	L	L	N/A	N/A	N/A	N/A	PE†	Z	PE†	Z
L	L	L	Н	N/A	N/A	N/A	N/A	PO‡	Z	PO <sup>‡</sup>	Z

<sup>†</sup> Parity output is set to the level so that the specific bus side is set to even parity. ‡ Parity output is set to the level so that the specific bus side is set to odd parity.



### SN74ALVC16901 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCAS276A - NOVEMBER 1993 - REVISED JULY 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	-0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (I/O ports) (see Notes 1 and 2) –0.5	V to $V_{CC}$ + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	V to $V_{CC}$ + 0.5 V
Input clamp current, $I_{ K }(V_{ } < 0)$	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	1 W
Storage temperature range, T <sub>stq</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
, , , , , , , , , , , , , , , , , , ,	LPak Lavel Sancturella na	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
VIH	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2		V
	Law law line of well-	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	.,
VIL	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	V
VI	Input voltage		0	VCC	V
VO	Output voltage		0	Vcc	V
		V <sub>CC</sub> = 2.3 V		-12	
IOH	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 2.3 V		12	
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
		V <sub>CC</sub> = 3 V		24	
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			T <sub>A</sub> = -	40°C to	85°C	
				v <sub>cc</sub> †	MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = -100 μA		MIN to MAX	V <sub>CC</sub> -0.	2		
		$I_{OH} = -6 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	2			
			V <sub>IH</sub> = 1.7 V	2.3 V	1.7			v
VOH		I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2			V
			V <sub>IH</sub> = 2 V	3 V	2.4			
		$I_{OH} = -24 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2			
		I <sub>OL</sub> = 100 μA		MIN to MAX			0.2	
		I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
VOL			V <sub>IL</sub> = 0.7 V	2.3 V			0.7	V
		I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.8 V	2.7 V			0.4	
		I <sub>OL</sub> = 24 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.55	
IJ		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μΑ
		V <sub>I</sub> = 0.7 V		0011	45			
		$V_{I} = 1.7 \text{ V}$ $V_{I} = 0.8 \text{ V}$ $V_{I} = 2 \text{ V}$		2.3 V	-45			
I <sub>I</sub> (hold)	)				75			μΑ
( /				3 V	-75			
		V <sub>I</sub> = 0 to 3.6 V		3.6 V			±500	
loz‡		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			40	μΑ
ΔI <sub>CC</sub>		V <sub>CC</sub> = 3 V to 3.6 V, Other inputs at V <sub>CC</sub> or GND	One input at V <sub>CC</sub> – 0.6 V,				750	μΑ
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		3		pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		7.5		pF
Со	Output ports	$V_O = V_{CC}$ or GND		3.3 V		6		pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> =		V <sub>CC</sub> =	2.7 V	VCC =		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	125	0	125	0	125	MHz	
		CLK↑	3		3		3			
t <sub>W</sub>	Pulse duration	LE high	3		3		3		ns	
		APAR or BPAR before CLK↑	1.9		2		1.7			
t <sub>su</sub>	Setup time	CLKEN before CLK↑	2.1		2.1		1.7		ns	
		APAR or BPAR before LE↓	1.4		1.3		1.2			
		APAR or BPAR after CLK↑	0.4		0.4		0.5			
th	Hold time	CLKEN after CLK↑	0.5		0.5		0.7		ns	
		APAR or BPAR after LE↓	0.9		1.1		0.9			

<sup>‡</sup> For I/O ports, the paramter IOZ includes the input-leakage current.

### SN74ALVC16901 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCAS276A - NOVEMBER 1993 - REVISED JULY 1995


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	PARAMETER FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> =		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> =		UNIT
	(INPUT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			125		125		125		MHz
	A or B	B or A	1.5	5.8		4.8	1	4.4	
	A or B	BPAR or APAR	2.5	9.5		7.6	2	6.7	
	APAR or BPAR	BPAR or APAR	1.5	6.3		5.2	1	4.7	
	APAR or BPAR	ERRA or ERRB	2.5	10.3		8.7	2	7.5	
	ODD/EVEN	ERRA or ERRB	2	9.3		7.9	1.5	6.8	
	ODD/EVEN	BPAR or APAR	2	8.9		7.6	1.5	6.5	
	SEL	BPAR or APAR	1.5	6.7		5.9	1	5.1	
	CLKAB or CLKBA	A or B	1.5	7		5.8	1	5.1	
<sup>t</sup> pd	CLKAB or CLKBA	BPAR or APAR parity feedthrough	2	7.7		6.3	1.5	5.6	ns
	CLKAB or CLKBA	BPAR or APAR parity generated	3	10.8		8.7	2	7.7	
	CLKAB or CLKBA	ERRA or ERRB	3	11.1		8.9	2	7.9	
	LEAB or LEBA	A or B	1.5	6.6		5.5	1	4.8	
	LEAB or LEBA	BPAR or APAR parity feedthrough	2	7.3		6	1.5	5.3	
	LEAB or LEBA	BPAR or APAR parity generated	3	10.4		8.3	2	7.4	
	LEAB or LEBA	ERRA or ERRB	3	10.5		8.5	2	7.5	
t <sub>en</sub>	OEAB or OEBA	B, BPAR or A, APAR	1.5	6.8		6.1	1	5.3	ns
t <sub>dis</sub>	OEAB or OEBA	B, BPAR or A, APAR	2	6.3		5.2	1.5	4.9	ns
t <sub>en</sub>	OEAB or OEBA	ERRA or ERRB	1.5	6.7		5.5	1	4.9	ns
t <sub>dis</sub>	OEAB or OEBA	ERRA or ERRB	2	7.5		6.5	1	5.7	ns
t <sub>en</sub>	SEL	ERRA or ERRB	1.5	7.2		6.5	1	5.5	ns
t <sub>dis</sub>	SEL	ERRA or ERRB	2	6.6		5.4	1.5	4.9	ns
·uio									

### operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT	
				TYP	TYP		
<u> </u>	Dower dissipation conscitones	Outputs enabled	Cı = 50 pF. f = 10 MHz	22	27	PΓ	
C <sub>pd</sub>	Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	5	8	ρг	

### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- tpZL and tpZH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tpLH andtpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated