Parallel to Serial Conversion

TYPICAL MAXIMUM TYPICAL
TYPE CLOCK FREQUENCY POWER DISSIPATION

′166

35 MHz

360 mW

'LS166A

35 MHz

100 mW

#### description


The '166 and 'LS166A 8-bit shift registers are compatible with most other TTL logic families. All '166 and 'LS166A inputs are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input clamping diodes minimize switching transients and simplify system design.

These parallel-in or serial-in, serial-out shift registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This, of course, allows the system clock to be free-running and the register can be stopped on command with the other clock input. The clock inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.


#### **FUNCTION TABLE**

		IN	PUTS			INTE	RNAL	ОПТРИТ	
CLEAR	SHIFT/	CLOCK	CLOCK	SERIAL	PARALLEL	OUT	PUTS		
CLEAN	LOAD	INHIBIT			AH	$Q_A$ $Q_B$		ФH	
L	X	×	Х	Х	×	L	L	L	
Н	×	L	L	×	×	QAO	$\sigma_{B0}$	QH0	
н	L	Ł	1	×	a h	а	b	h	
н	н	L	1	н	×	н	$\mathtt{q}_{An}$	$q_{Gn}$	
н	н	L	t	L	×	L	$Q_{An}$	$a_{Gn}$	
Н	x	Н	1	×	х	Q <sub>A0</sub>	$a_{B0}$	σ <sub>H0</sub>	

SN54166, SN54LS166A . . . J OR W PACKAGE SN74166 . . . N PACKAGE SN74LS166A . . . D OR N PACKAGE (TOP VIEW)




SN54LS166A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.






#### schematics of inputs and outputs






'LS166A



## SN54166, SN54LS166A, SN74166, SN74LS166A **PARALLEL-LOAD 8-BIT SHIFT REGISTERS**

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



### SN54166, SN74166 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

solute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1)
Input voltage
Operating free-air temperature range: SN54166 (see Note 2)
SN74166
Storage temperature range
commended operating conditions

	,	SN5416	6	SN74166			
	MIN	NOM	MAX	MIN	NOM	MAX	TINU
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800			-800	μΑ
Low-level output current, IOL			16			16	mA
Clock frequency, f <sub>clock</sub>	0		25	0		25	MHz
Width of clock or clear pulse, tw (see Figure 1)	20			20			ns
Mode-control setup time, t <sub>su</sub>	30			30			ns
Data setup time, t <sub>SU</sub> (see Figure 1)	20			20			ns
Hold time at any input, th (see Figure 1)	0			0			ns
Operating free-air temperature, TA (see Note 2)	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CONDITIONS†	5	N5416	6	SN74166			
	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
$v_{iH}$	High-level input voltage		2			2			٧
VIL	Low-level input voltage		1		8.0			0.8	V
VIĶ	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5			-1.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2,4	3.4		2.4	3.4		v
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	٧
T <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	1		1	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	1		40			40	μА
ηL	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX	-20		-57	-18		-57	mA
Icc	Supply current	V <sub>CC</sub> = MAX, See Note 3		90	127		90	127	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. An SN54166 in the W package operating at free-air temperatures above  $113^{\circ}$  C requires a heat-sink that provides a thermal resistance from case to free air,  $R_{\theta CA}$ , of not more than  $48^{\circ}$  C/W.
  - 3. With all outputs open, 4.5 V applied to the serial input, all other inputs except the clock grounded, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is applied to the clock.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

-	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency		25	35		MHz
	Propagation delay time, high-to-				25	
<sup>t</sup> PHL	low-level output from clear	$C_1 = 15  pF$ , $R_1 = 400  \Omega$ ,		23	35	ns
	Propagation delay time, high-to-	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 $\Omega$ , See Figure 1		20		
<sup>t</sup> PHL	low-level output from clock	See Figure 1		20	30	ns
	Propagation delay time, low-to-			17	20	-
<sup>t</sup> PLH	high-level output from clock			17	26	ns



 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

 $<sup>\</sup>S$  Not more than one output should be shorted at a time.

### SN54LS166A, SN74LS166A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

absolute maximum ratings over opera		
Supply voltage, VCC (see Note 1)	· · · · · · · · · · · · · · · · · · ·	 7 V
Input voltage		
Operating free-air temperature range:	SN54LS166A	 – 55°C to 125°C
	SN74LS166A	 0°C to 70°C
Storage temperature range		 – 65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SI	N54LS1	66A	SN	174LS1	66A	UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
$v_{IH}$	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
Юн	High-level output current			- 0.4			- 0.4	mA
lor	Low-level output current			4			8	mA
f <sub>clock</sub>	Clock frequency	0	_	25	0		25	MHz
t <sub>w</sub>	Width of clear pulse (See Figure 1)	20			20			ns
t <sub>w</sub>	Width of clock pulse (See Figure 1)	25			25			<b>-</b>
t <sub>su</sub>	Mode-control setup time	30			30			ns
tsu	Data setup time (See Figure 1)	20			20			ns
th	Hold time at any input (See Figure 1 and Note 4)	0		•	0			ns
TA	Operating free air temperature	<b>– 55</b>		125	0		70	°c

NOTE 4: The hold time limit of 0 ns applies only if the rise time is less than or equal to 10 ns.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITION	TEST CONDITIONS †				SN	UNIT		
TANAMETER	TEST CONDITION		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = − 18 mA				- 1.5			<b>– 1.5</b>	V
Voн	$V_{CC} = MIN, V_{IH} = 2 V, V_{IOH} = -0.4 \text{ mA}$	L=MAX,	2.5	3.4		2.7	3.4		V
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>O</sub>	L = 4 mA		0.25	0.4		0.25	0.4	<b>—</b> ,
VOL	V <sub>IL</sub> = MAX	L≈8mA					0.35	0.5	†
. Ij	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V				0.1			0.1	mA
ЧН .	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20			20	μΑ
IΙL	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V				- 0.4			- 0.4	mA
los§	V <sub>CC</sub> = MAX		- 20		<b>– 100</b>	20		- 100	mA
Icc	V <sub>CC</sub> = MAX, See Note 5			20	32		20	32	mA

 ${\it t} For \ conditions \ shown \ as \ MIN \ or \ MAX, \ use \ the \ appropriate \ value \ specified \ under \ recommended \ operating \ conditions.$ 

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

§Not more than one output should be shorted at a time, and duration for short-circuit should not exceed one second.

NOTE 5: With all outputs open, 4.5 V applied to the serial input and all other inputs except the clock grounded, ICC is measured after a momentary ground, than 4.5 V, is applied to clock.


## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		25	35		MHz
ta	Propagation delay time, high-to-					
tPHL	low-level output from clear	0 45 5 0 010	'	19	30	ns
*=	Propagation delay time, high-to-	$C_L = 15  \text{pF},  R_L = 2  \text{k}\Omega,$		- 4.4		
tPHL	low-level output from clock	See Figure 1	,	14	25	ns
to	Propagation delay time, low-to-	<del></del>				_
tPLH	high-level output from clock		5	11	20	ns



15 4 3


#### PARAMETER MEASUREMENT INFORMATION



LOAD FOR OUTPUT UNDER TEST

# TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE F)
Ŧ	0 V	Q <sub>H</sub> at t <sub>n+1</sub>
Serial Input	4.5 V	Q <sub>H</sub> at t <sub>n+8</sub>



NOTE: A. All pulse generators have the following characteristics:  $Z_{OUt} \approx 50Q$ ; for '166,  $t_r \le 7$  ns. and  $t_f \le 7$  ns; for 'LS166A,  $t_r \le 15$  ns and  $t_f \le 6$  ns.

- B. The clock pulse has the following characteristics: t<sub>W(clock)</sub> ≤ 20 ns and PRR = 1 MHz. The clear pulse has the following characteristics: t<sub>W(clear)</sub> ≤ 20 ns and t<sub>hold</sub> = 0 ns. When testing f<sub>max</sub>, vary the clock PRR.
- C. C<sub>L</sub> includes probe and jig capacitance.
- D. All diodes are 1N3064, 1N916, or equivalent.
- E. A clear pulse is applied prior to each test.
- F. Propagation delay times  $(t_{PLH})$  and  $t_{PHL}$  are measured at  $t_{n+1}$ . Proper shifting of data is verified at  $t_{n+8}$  with a functional test.
- G.  $t_n$  = bit time before clocking transition
  - $t_{n+1}$  = bit time after one clocking transition
  - $t_{n+8}$  = bit time after eight clocking transitions
- H. For '166  $V_{ref} = 1.5 V$ ; for 'LS166A  $V_{ref} = 1.3 V$ .

FIGURE 1

25-Jan-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-9558301QEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	
5962-9558301QFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	
5962-9558301QFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	
8001701EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	
8001701EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	
8001701FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	
8001701FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	
JM38510/30609B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
JM38510/30609B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
JM38510/30609BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30609BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30609BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
JM38510/30609BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
M38510/30609B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
M38510/30609B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
M38510/30609BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
M38510/30609BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
M38510/30609BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
M38510/30609BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
SN54166J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SN54166J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SN54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SN54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SN74166N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	
SN74166N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	
SN74166N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	
SN74166N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	
SN74LS166AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



25-Jan-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN74LS166AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	
SN74LS166AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	
SN74LS166AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS166AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS166AN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	
SN74LS166AN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	
SN74LS166ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS166ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS166ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	





www.ti.com 25-Jan-2012

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN74LS166ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ANSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS166ANSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SNJ54166J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SNJ54166J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SNJ54166W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
SNJ54166W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
SNJ54LS166AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LS166AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SNJ54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SNJ54LS166AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	
SNJ54LS166AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM



www.ti.com 25-Jan-2012

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54166, SN54LS166A, SN74166, SN74LS166A:

Catalog: SN74166, SN74LS166A

Military: SN54166, SN54LS166A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


Military - QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

#### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



# TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS166ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS166ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS166ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS166ANSR	SO	NS	16	2000	367.0	367.0	38.0

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
udia	ununu ti com/ou dio	Automotive on

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti-rfid.com

Pr