



74LVQ157

Low Voltage Quad 2-Input Multiplexer

General Description



The LVQ157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (noninverted) form. The LVQ157 can also be used as a function generator.

Features

- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Guaranteed incident wave switching into 75Ω.
- MIL-STD-883 54AC products are available for Military/Aerospace applications


Ordering Code: See Section 11

Logic Symbols



Connection Diagram

Pin Assignment
for SOIC JEDEC and EIAJ



Pin Names	Description
I0a-I0d	Source 0 Data Inputs
I1a-I1d	Source 1 Data Inputs
E	Enable Input
S	Select Input
Za-Zd	Outputs

	SOIC JEDEC	SOIC EIAJ
Order Number	74LVQ157SC 74LVQ157SCX	74LVQ157SJ 74LVQ157SJX
See NS Package Number	M16A	M16D

Functional Description

The LVQ157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input ($\bar{E}$) is active-LOW. When $\bar{E}$ is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The LVQ157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$Z_a = \bar{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S})$$

$$Z_b = \bar{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S})$$

$$Z_c = \bar{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S})$$

$$Z_d = \bar{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S})$$

A common use of the LVQ157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is

as a function generator. The LVQ157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.

Truth Table


Inputs				Outputs
$\bar{E}$	S	I_0	I_1	Z
H	X	X	X	L
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram



TL/F/11352-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	±50 mA
DC V_{CC} or Ground Current (I_{CC} or I_{GND})	±200 mA
Storage Temperature (T_{STG})	-65°C to +150°C
DC Latch-Up Source or Sink Current	±100 mA

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Supply Voltage (V_{CC})	2.0V to 3.6V
LVQ	
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	
74LVQ	-40°C to +85°C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
V_{IN} from 0.8V to 2.0V	
V_{CC} @ 3.0V	125 mV/ns

DC Characteristics

Symbol	Parameter	V _{CC} (V)	74LVQ157		74LVQ157	Units	Conditions
			T _A = +25°C		T _A = −40°C to +85°C		
			Typ	Guaranteed Limits			
V _{IH}	Minimum High Level Input Voltage	3.0	1.5	2.0	2.0	V	V _{OUT} = 0.1V or V _{CC} − 0.1V
V _{IL}	Maximum Low Level Input Voltage	3.0	1.5	0.8	0.8	V	V _{OUT} = 0.1V or V _{CC} − 0.1V
V _{OH}	Minimum High Level Output Voltage	3.0	2.99	2.9	2.9	V	I _{OUT} = −50 μA
		3.0		2.58	2.48	V	*V _{IN} = V _{IL} or V _{IH} I _{OH} = −12 mA
V _{OL}	Maximum Low Level Output Voltage	3.0	0.002	0.1	0.1	V	I _{OUT} = 50 μA
		3.0		0.36	0.44	V	*V _{IN} = V _{IL} or V _{IH} I _{OL} = 12 mA
I _{IN}	Maximum Input Leakage Current	3.6		±0.1	±1.0	μA	V _I = V _{CC} , GND

*All outputs loaded; thresholds on input associated with output under test.

DC Characteristics (Continued)

Symbol	Parameter	V _{CC} (V)	74LVQ157		74LVQ157	Units	Conditions
			T _A = +25°C		T _A = −40°C to +85°C		
			Typ	Guaranteed Limits			
I _{OLD}	†Minimum Dynamic Output Current	3.6			36	mA	V _{OLD} = 0.8V Max (Note 1)
I _{OHD}		3.6			−25	mA	V _{OHD} = 2.0V Min (Note 1)
I _{CC}	Maximum Quiescent Supply Current	3.6		4.0	40.0	μA	V _{IN} = V _{CC} or GND
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.7	0.8		V	(Notes 2 & 3)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	−0.4	−0.8		V	(Notes 2 & 3)
V _{IHD}	Maximum High Level Dynamic Input Voltage	3.3	1.7	2.0		V	(Notes 2 & 4)
V _{ILD}	Maximum Low Level Dynamic Input Voltage	3.3	1.6	0.8		V	(Notes 2 & 4)

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for 74LVQ.

Note 2: Worst case package.

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 4: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics: See Section 2 for Test Methodology

Symbol	Parameter	V _{CC} (V)	74LVQ157			74LVQ157		Units
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay S to Z _n	2.7 3.3 ± 0.3	1.5 1.5	84 7.0	16.2 11.5	1.5 1.5	19.0 13.0	ns
t _{PHL}	Propagation Delay S to Z _n	2.7 3.3 ± 0.3	1.5 1.5	7.8 6.5	15.5 11.0	1.5 1.5	17.0 12.0	ns
t _{PLH}	Propagation Delay E to Z _n	2.7 3.3 ± 0.3	1.5 1.5	8.4 7.0	16.2 11.5	1.5 1.5	19.0 13.0	ns
t _{PHL}	Propagation Delay E to Z _n	2.7 3.3 ± 0.3	1.5 1.5	7.8 6.5	15.5 11.0	1.5 1.5	17.0 12.0	ns
t _{PLH}	Propagation Delay I _n to Z _n	2.7 3.3 ± 0.3	1.5 1.5	6.0 5.0	12.0 8.5	1.0 1.0	13.0 9.0	ns
t _{PHL}	Propagation Delay I _n to Z _n	2.7 3.3 ± 0.3	1.5 1.5	6.0 5.0	11.3 8.0	1.0 1.0	13.0 9.0	ns
t _{OSHL} , t _{OSLH}	Output to Output Skew* Data to Output	2.7 3.3 ± 0.3		1.0 1.0	1.5 1.5		1.5 1.5	ns

*Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	$V_{CC} = \text{Open}$
C_{PD} (Note 1)	Power Dissipation Capacitance	34.0	pF	$V_{CC} = 3.3V$

Note 1: C_{PD} is measured at 10 MHz.